

"Reprogrammable Instruction DSP"  
Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com




Figure 1

## Design Flow

Compute-intensive subroutines are implemented in FPGA instruction fabric until balance is reached between performance and available silicon capacity.





Figure 2

## Family of Reprogrammable Instruction DSPs

"Reprogrammable Instruction DSP"

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com



- All devices in family have common:

- Software programmable DSP processor
- RAM/ROM/other related and support functions
- I/O, Package, Pinout

Figure 3

## Architecture Paradigm Comparison

"Reprogrammable Instruction DSP"

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com





Figure 3a

**Reprogrammable Decode for All Instructions**



**Figure 4**

"Reprogrammable Instruction DSP"

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com

**Reprogrammable Decode and Control for All Instructions**




Figure 5

"Reprogrammable Instruction DSP"  
Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com

### Reprogrammable Function using Homogenous FPGA Fabric




Figure 6

"Reprogrammable Instruction DSP"  
Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com

### Reprogrammable Function using Homogenous FPGA Fabric





Figure 7  
704  
703  
702  
701

**"Reprogrammable Instruction DSP"**

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com

**Reprogrammable Function using Homogenous FPGA Fabric**



**Figure 8**

"Reprogrammable Instruction DSP"  
Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com

### Reprogrammable Function using Heterogeneous FPGA Fabric





Figure 9

"Reprogrammable Instruction DSP"  
 Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com

## Reprogrammable Function using Application Specific FPGA Fabric



1001 1002 1003 1004 1005 1006 1007 1008  
**Figure 10**

## Types of FPGA Fabric

### Heterogeneous FPGA Fabric:




Figure 11a  
1104

### Application-Specific FPGA Fabric:




Figure 11b  
1104

"Reprogrammable Instruction DSP"  
Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com

## rDSP Application Specific Instruction Optimization

"Reprogrammable Instruction DSP"  
Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com




Figure 12

## rDSP Application Specific Architecture/Fabric Optimization

"Reprogrammable Instruction DSP"

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com




Figure 13

"Reprogrammable Instruction DSP"

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com

## FPGA to ASIC Design Migration for Device Family with Common Footprint




Figure 14

"Reprogrammable Instruction DSP"

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com

### FPGA to ASIC Design Migration for Device Family with Common Footprint




Figure 15

## FPGA to ASIC Design Migration for Device Family with Common Footprint

"Reprogrammable Instruction DSP"

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com




Figure 16

## Initial Design Flow with ASIC Migration Awareness

Compute-intensive subroutines are implemented in FPGA instruction fabric, but only until capacity of migration ASIC is reached




Figure 17

# Prototyping for SOC Applications

"Reprogrammable Instruction DSP"

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com




Figure 18

"Reprogrammable Instruction DSP"  
Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com

## Multiple Program FPGA Fabric





Figure 19

"Reprogrammable Instruction DSP"  
 Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com

## Multi-Program FPGA Fabric Migrated to Application Specific (Hybrid) FPGA/ASIC



**Figure 20**

"Reprogrammable Instruction DSP"

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com




Figure 21

"Reprogrammable Instruction DSP"

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com





Figure 22


"Reprogrammable Instruction DSP"

Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com



## **Removing FPGA Programmable Connection Points for ASIC Implementation of Multiple Program FPGA Interconnect**

"Reprogrammable Instruction DSP"  
Robert Osann, Jr., 10494 Ann Arbor Ave., Cupertino, CA 95014, 408-313-1990, Bob@Osann.com



**Figure 24**